

CONTACT INFORMATION	University Of Wisconsin-Madison Electrical and Computer Engineering 1415 Engineering Drive Madison, WI 53706	<i>Mobile:</i> +1-608-886-3519 <i>E-mail:</i> gravi@wisc.edu <i>LinkedIn:</i> linkedin.com/in/gokul-ravi <i>Web:</i> homepages.cae.wisc.edu/~gokul
RESEARCH INTERESTS	<b>Computer Architecture and Systems:</b> Microarchitecture. ML-assisted system design. Cross-layer optimization. Quantum Computing. Approximate Computing.	
DISSERTATION RESEARCH	Vertical integration in classical computers with specific focus on the system's clock. My contributions demystify the computer's abstraction of the clock by understanding the clocking system's structural, functional and differential characteristics; and leveraging them via optimizations across multiple layers of the system stack. Contributions to spatial architectures, reconfigurable computing, out-of-order core microarchitecture, approximation computing, network-on-chip and application of ML.	
EDUCATION BACKGROUND	<b>University of Wisconsin-Madison</b> August 2020 (expected) <ul style="list-style-type: none"> <li>• PhD Candidate in Electrical and Computer Engineering. GPA: 3.97/4.0</li> <li>• Adviser: Prof. Mikko Lipasti</li> <li>• Thesis: <i>Demystifying the computer's clock abstraction for system-wide benefits</i></li> </ul> <b>Birla Institute of Technology and Science, Pilani</b> May 2012 <ul style="list-style-type: none"> <li>• B.E. (Hons.) Electronics and Instrumentation Engineering. GPA: 3.6/4.0</li> </ul>	
PUBLICATIONS	[1] <a href="#">Gokul Subramanian Ravi</a> , Ramon Bertran, Pradip Bose, and Mikko Lipasti. "ML-Assisted Co-design of Code and Architecture", 2020 ( <b>Under Submission 2020</b> ) <i>Guarantee aggressive SLAs with ML-assisted software-hardware integration, via the co-design of workloads and architecture.</i> [2] <a href="#">Gokul Subramanian Ravi</a> , Tushar Krishna, and Mikko Lipasti. "Modular Design for Transparent Network Traversal", 2020 ( <b>Under Submission 2020</b> ) <i>Source to destination network traversal as a single multi-cycle "long-hop", bypassing the quantization effects of intermediate routers via transparent flow.</i> [3] Rahul Singh, <a href="#">Gokul Subramanian Ravi</a> , Mikko Lipasti, and Joshua San Miguel. "Value Locality based Approximation with ODIN", to appear in IEEE Computer Architecture Letters, 2020 ( <b>CAL 2020</b> ) <i>Eliminating load-compute-store slices by evaluating output redundancy.</i> [4] <a href="#">Gokul Subramanian Ravi</a> , Joshua San Miguel, and Mikko Lipasti. "Synergic HW-SW Architecture for Fine-Grained Spatio-Temporal Approximation", to appear in ACM Transactions on Architecture and Code Optimization, 2020 ( <b>TACO 2020</b> ) <i>Hardware approximation via timing approximation and dynamic pre-L1 load approximation + Hardware-cognizant approximation tuning + Synergic benefits.</i> [5] <a href="#">Gokul Subramanian Ravi</a> and Mikko H. Lipasti, "Recycling Data Slack in Out-of-Order Cores," 2019 IEEE International Symposium on High Performance Computer Architecture ( <b>HPCA 2019</b> ) <i>Aggressively recycles unique per-operation data slack via transparent datapaths within an OOO core.</i> [6] <a href="#">Gokul Subramanian Ravi</a> , Tushar Krishna, and Mikko Lipasti. "McMahon: Minimum-cycle Maximum-hop network.", Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems co-located w/ HiPEAC 2019 ( <b>AISTECS 2019</b> )	

*Source to destination network traversal as a single multi-cycle "long-hop", bypassing the quantization effects of intermediate routers via transparent flow.*

- [7] Gokul Subramanian Ravi and Mikko H. Lipasti. 2018. "Aggressive Slack Recycling via Transparent Pipelines". In Proceedings of the International Symposium on Low Power Electronics and Design (**ISLPED 2018**)  
*Timing speculation to cater to the average slack across asynchronous operations rather than the slack of the most critical operation.*
- [8] Gokul Subramanian Ravi and Mikko Lipasti. "Accelerating Approximations via Slack Recycling.", Workshop on Approximate Computing co-located w/ ASPLOS 2018 (**WAX 2018**)  
*Hardware approximation via timing approximation.*
- [9] Gokul Subramanian Ravi and Mikko H. Lipasti. 2017. "CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures". In Proceedings of the 44th Annual International Symposium on Computer Architecture (**ISCA 2017**)  
*Using ML to make resource+frequency scaling in tiled architectures to be clock hierarchy aware.*
- [10] Gokul Subramanian Ravi and Mikko H. Lipasti, "Timing Speculation in Multi-Cycle Data Paths," in IEEE Computer Architecture Letters, vol. 16, Jan.-June 2017 (**CAL 2017**)  
*Timing speculation to cater to the average slack across asynchronous operations rather than the slack of the most critical operation.*
- [11] Hyeran Jeon, Gokul Subramanian Ravi, Nam Sung Kim, and Murali Annavaram. 2015. "GPU register file virtualization". In Proceedings of the 48th International Symposium on Microarchitecture (**MICRO 2015**)  
*Allows multiple warps to share physical registers by virtualizing the register file.*
- [12] Gokul Subramanian Ravi, Aditya Narayan, and Vinod Kumar Chaubey. 2011. "FPGA Implementation of Viterbi Algorithm and Adaptive Viterbi Algorithm for normal and turbo coded data". In Proceedings of the National Conference for VLSI Design and Embedded Systems. 2011 (**NCVDES 2011**)  
*Design space exploration and implementation of different algorithms and for different styles of encoding.*

#### PATENTS

1. "Hardware Assisted Fine-Grained Data Movement". Muhammad Amber Hassan et al. Patent pending. 2020 (**AMD Research 2020**)
2. "Computer Architecture Allowing Recycling of Instruction Slack Time". Gokul Subramanian Ravi and Mikko Lipasti. Patent pending. 2019 (**UW-Madison 2019**)

#### TALKS

1. "Vertical Integration in Computing Systems: Demystifying the Computer's Clock Abstraction". Three Minute Thesis Competition, UW-Madison, 2019 (**3MT 2019**)
2. "Vertical Integration in Computing Systems: Demystifying the Computer's Clock Abstraction". Invited Talk at Rising Stars in Computer Architecture Workshop, Georgia Tech, 2019 (**RISC-A 2019**)
3. "Vertical Integration in Computing Systems: Demystifying the Computer's Clock Abstraction". UW-Madison Computer Engineering Seminar, 2019 (**CE-Seminar 2019**)
4. "TNT: Modular Design for Transparent Network Traversal". UW-Madison Computer Architecture Affiliates, 2019 (**Affiliates 2019**)
5. "Exploiting Timing Guardbands for Accurate and Approximate Computing". Invited Talk at IBM TJ Watson Research Center, NY, 2019 (**IBM 2019**)

6. "Recycling Data Slack in Out-Of-Order Cores". 25th IEEE International Symposium on High-Performance Computer Architecture, 2019 (**HPCA 2019**)
7. "McMahon: Minimum-cycle Maximum-hop network". Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems co-located w/ HiPEAC, 2019 (**AISTECS 2019**)
8. "SHASTA and other short stories". UW-Madison Computer Engineering Seminar, 2018 (**CE-Seminar 2018**)
9. "Software-Hardware Approximation for Sustainable Timing Approximation". UW-Madison Computer Architecture Affiliates, 2018 (**Affiliates 2018**)
10. "Aggressive Slack Recycling via Transparent Pipelines". ACM/IEEE International Symposium on Low Power Electronics and Design, 2018 (**ISLPED 2018**)
11. "Axl: Accelerating Approximations via Slack Recycling". Workshop on Approximate Computing co-located w/ ASPLOS, 2018 (**WAX 2018**)
12. "Slack Recycling in Processor Architectures ". UW-Madison Computer Engineering Seminar, 2017 (**CE-Seminar 2017**)
13. "Recycling Data Slack in OOO Cores". UW-Madison Computer Architecture Affiliates, 2017 (**Affiliates 2017**)
14. "Clock Hierarchy Aware Resource Scaling in Tiled Architectures". Invited Talk at Google, CA, 2017 (**Google 2017**)
15. "CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled Architectures". 44th ACM/IEEE International Symposium on Computer Architecture, 2017, presented by Prof. Lipasti (**ISCA 2017**)
16. "Timing Speculation in Multi-Cycle Data Paths". UW-Madison Computer Architecture Affiliates, 2016 (**Affiliates 2016**)
17. "Timing Speculation in Multi-Cycle Data Paths". ARM Research Summit, 2016, presented by Prof. Lipasti (**ARM 2016**)
18. "GPU Register File Virtualization". 48th Annual IEEE/ACM International Symposium on Microarchitecture, 2015, presented by Hyeran Jeon (**MICRO 2015**)
19. "Spatiotemporal Adaptivity in Tiled Architectures". UW-Madison Computer Architecture Affiliates, 2015 (**Affiliates 2015**)
20. "FPGA Implementation of Viterbi Algorithm and Adaptive Viterbi Algorithm for normal and turbo coded data". National Conference for VLSI Design and Embedded Systems, 2011 (**NCVDES 2011**)

#### POSTERS

1. "ML-Assisted Co-design of Code and Architecture". UW-Madison Computer Architecture Affiliates, 2019 (**Affiliates 2019**)
2. "TNT: Modular Design for Transparent Network Traversal". UW-Madison Computer Architecture Affiliates, 2019 (**Affiliates 2019**)
3. "Clocking the clock: Tackling the limiting impact of clocks on synchronous processor designs". ARM Research Summit, 2019 (**ARM 2019**)
4. "Software-Hardware Approximation for Sustainable Timing Approximation". UW-Madison Computer Architecture Affiliates, 2018 (**Affiliates 2018**)
5. "Recycling Data Slack in Out-of-order Cores". UW-Madison Computer Architecture Affiliates, 2017 (**Affiliates 2017**)

6. "Clock Hierarchy Aware Resource Scaling in Tiled Architectures". UW-Madison Computer Architecture Affiliates, 2017 (**Affiliates 2017**)
7. "Timing Speculation in Multi-Cycle Data Paths". UW-Madison Computer Architecture Affiliates, 2016 (**Affiliates 2016**)
8. "Spatio-temporal Adaptivity in Tiled Architectures". UW-Madison Computer Architecture Affiliates, 2015 (**Affiliates 2015**)

RESEARCH  
EXPERIENCE

- Graduate Research Assistant** (UW-Madison) Sep 2014 - Present
- Advisor: Prof. Mikko Lipasti
  - PhD dissertation research
- Graduate Research Assistant** (UW-Madison) Sep 2013 - Aug 2014
- Advisor: Prof. Nam Sung Kim
  - Technological optimization for heterogeneous architectures
- Undergraduate Research Assistant** (BITS Pilani) Fall 2011
- Advisor: Prof. Vinod Kumar Chaubey
  - FPGA implementation of communication algorithms
- Undergraduate Research Assistant** (BITS/CEERI Pilani) Fall 2011
- Advisor: Chief Scientist A.S.Mandal
  - Analysis of the Harris Corner Detection Algorithm

TEACHING  
EXPERIENCE

- Advanced Computer Architecture - 1** (UW-M ECE/CS 752) Spring 2019
- Taught by: Prof. Joshua San Miguel
  - Role: Guest Lecturer
  - Lecture on impact of clock cycle slack on modern processors, for graduate students.
- Introduction to Computer Architecture** (UW-M ECE/CS 552) Spring 2018
- Taught by: Prof. Mikko Lipasti
  - Role: Teaching Assistant
  - Conducted tutorials and discussions for graduate students and seniors. Primarily responsible for the course project, designing a 5-stage InOrder pipeline in Verilog. Gave occasional lectures. Aided with regular lectures, setting exams and grading.
  - Single TA managing 100+ students.
- Introduction to Computer Architecture** (UW-M ECE/CS 552) Fall 2017
- Taught by: Prof. Yu Hen Hu
  - Role: Teaching Assistant
  - Conducted tutorials and discussions for graduate students and seniors. Primarily responsible for the course project, designing a 5-stage InOrder pipeline in Verilog. Gave occasional lectures. Aided with regular lectures, setting exams and grading.
  - Single TA managing 50+ students.
- Microelectronics** (BITS, Pilani) Fall 2011
- Role: Professional Assistant
  - Tutoring juniors in concepts and use of tools - Eldo SPICE, Cadence Spectre, ModelSim.
- Circuits and Signals** (BITS, Pilani) Spring 2011
- Role: Professional Assistant
  - Tutoring sophomores in the class, assignments and lab work which included course fundamentals, problem solving, Matlab etc.
- Computer Programming** (BITS, Pilani) Spring 2011
- Role: Professional Assistant
  - Tutoring freshmen in C and Unix programming.

INDUSTRY/LAB EXPERIENCE	<p><b>AMD Research</b> (Austin, TX) Summer 2016</p> <ul style="list-style-type: none"> <li>• Research Intern, mentored by Dr. Bradford Beckmann.</li> <li>• Worked on task scheduling and task synchronization on GPUs.</li> <li>• Optimized coherence protocols and implemented synchronization under Release Consistency.</li> <li>• Developed optimized scheduling algorithms for improving concurrency and data sharing.</li> </ul> <p><b>Qualcomm</b> (Santa Clara, CA) Summer 2014</p> <ul style="list-style-type: none"> <li>• Engineering Intern, mentored by Mr. Edmond Cote.</li> <li>• Designed debug bus checker for units of the GPU.</li> <li>• Developed performance counters for multiple units.</li> <li>• Designed a scan chain for post silicon verification.</li> </ul> <p><b>NVIDIA</b> (Bangalore, India) 2012-2013</p> <ul style="list-style-type: none"> <li>• ASIC Design Engineer, managed by Mr. Atul Kalambur.</li> <li>• Worked on full chip performance verification for Tegra SOCs.</li> <li>• Analyzed the performance of GPU, PCIE, video decode engine, 2D graphics engine and their combined stress on the central memory controller for different Tegra chips.</li> <li>• Developed performance infrastructure for the entire SOC.</li> </ul> <p><b>NVIDIA</b> (Bangalore, India) 2012</p> <ul style="list-style-type: none"> <li>• Engineering Intern, managed by Mr. Atul Kalambur.</li> <li>• System level Performance Verification for Tegra chips.</li> <li>• Infrastructure development and full chip performance verification focused on external memory card interface and security engine.</li> </ul> <p><b>Central Electronics Engineering Research Institute</b> (Chennai, India) 2010</p> <ul style="list-style-type: none"> <li>• Research Intern, managed by Senior Principal Scientist C. Kumaravelu.</li> <li>• Implemented a control system for Indian industries using PLS regression, on NI LabVIEW.</li> </ul>
TECHNICAL ACTIVITIES	<p><b>Program Committee</b></p> <ul style="list-style-type: none"> <li>• The Young Architect Workshop 2019</li> <li>• The Young Architect Workshop 2020</li> </ul> <p><b>Reviewer</b></p> <ul style="list-style-type: none"> <li>• CASES 2019 (Secondary)</li> <li>• PACT 2019 (Secondary)</li> </ul> <p><b>Memberships</b></p> <ul style="list-style-type: none"> <li>• ACM, IEEE, TCCA, SIGARCH</li> </ul> <p><b>Leadership Positions</b></p> <ul style="list-style-type: none"> <li>• Lead the Computer Architecture Reading Group at UW-Madison over 2018 and 2019.</li> <li>• ECE GSA member at UW-Madison, 2013-2014.</li> <li>• Event host and core member of organizing team for EEE Association at the annual nationwide technical gathering hosted by BITS Pilani, 2011.</li> <li>• Event Manager, Institution of Engineering and Technology (IET), BITS Pilani chapter, 2009-2010.</li> </ul>
SKILLS	<p><b>Languages:</b> C, C++, Verilog, Python, Bash, Perl, UNIX shell</p> <p><b>Software:</b> Modelsim, Design Compiler, HSpice, Cadence Spectre, Matlab, PSoC Designer, NI LabView</p> <p><b>Simulators:</b> Gem5, GPGPU-Sim, Gem5-GPU, Aladdin, McPAT, HotSpot, GPUWattch, CACTI, GARNET, Ruby</p>
RELEVANT COURSEWORK	<p>Advanced Computer Architecture, Programming Languages, Operating Systems, Digital System Design, Electronic Devices, Compilers, Algorithms</p>

SELECTED  
RECOGNITION

1. Selected to participate in the Rising Stars in Computer Architecture (RISC-A) Workshop, as a top graduating PhD / Post-doc looking for academic positions. 2019.
2. CHARSTAR's ML-assisted resource management recognized as the state-of-the-art (and used as baseline) by Intel Labs ISCA paper. 2019.
3. GPU Register File Virtualization recognized by Synthesis Lectures on Computer Architecture, General-Purpose Graphics Processor Architectures. 2018.
4. CHARSTAR recognized in the ACM SIGARCH blog post, "Thoughts on ISCA-44". 2017.
5. Awarded Research Assistantship for all semesters of graduate studies, both as a Master's candidate and as a PhD candidate. 2013-Present.
6. Awarded 2nd place in Electronics, at the annual nation-wide technical gathering hosted by IIT Kanpur, for implementing industry process control with PLS regression. 2011.
7. Awarded 2nd place in Physics, at the annual nation-wide technical gathering hosted by BITS Pilani, for building a Van De Graaff generator. 2010.
8. Selected for the Indian National Olympiad for Informatics. 2008.
9. Ranked in the National Science Olympiad and National Cyber Olympiad. 2008.
10. National rank 13 in AMTI National level Mathematics Olympiad. 2008.
11. Ranked 19th in the The Physics Society Physics Olympiad. 2007.